Bachelor's or Master's degree in Electrical Engineering or related field., 3+ years of experience in analog/mixed-signal circuit design., Strong understanding of PLL, DLL, and clock distribution circuits., Experience with post-layout simulation and design optimization..
Key responsibilities:
Design and analyze mixed-signal circuit building blocks for high-speed interfaces.
Provide schematic layout guidance and perform post-layout simulations.
Collaborate with layout engineers and RTL designers for IP integration.
Define test plans and support post-silicon IP validation and characterization.
Report This Job
Help us maintain the quality of our job listings. If you find any issues with this job post, please let us know.
Select the reason you're reporting this job:
Coders Brain is a global leader in IT services, digital and business solutions that partners with its clients to simplify, strengthen and transform their businesses. We ensure the highest levels of certainty and satisfaction through a deep-set commitment to our clients, comprehensive industry expertise and a global network of innovation and delivery centers.
We achieved our success because of how successfully we integrate with our clients.
The Analog/Mixed-Signal IP design team is looking for a Circuit Design Engineer to carry out the design and development for the next generation transceiver IOs, high-speed memory (LPDDR5, DDR5, gDDR6, HBM2/HBM3, etc.), and chip-to-chip Gbps proprietary PHY IP solutions.
As an Analog/Mixed-Signal Designer, your responsibilities include but not limited to the following:
1. Design and analyze mixed-signal circuit building blocks for PLL, DLL, and clock distribution to be used in the high-speed interfaces.
2. Provide schematic layout guidance to mask designer and perform post-layout simulation.
3. Pre-layout and post-layout design optimization to meet specifications across PVT, sensitivity, aging, electromigration simulation tests.
4. Collaborate with layout engineers, RTL circuit designers to define IP sign-off requirements to ensure efficient IP integration.
5. Define test plans and support for post-silicon IP bring-up, debug, validation, and characterization
6. Interface with SOC teams, system HW/SW teams, and global manufacturing teams to specify component level requirements
Required profile
Experience
Spoken language(s):
English
Check out the description to know which languages are mandatory.